Junior Electrical Engineer
Verification Team Leaders
Requirements:
-3+ years of digital verification (SystemVerilog)
-Knowledge of PCIe and/or HBM and/or DDR
-Advantages: Formal Verification