To design a new and innovative architecture of parallel computing, we’re looking for:
– 3+ years of digital design/architecture (Verilog)
– Knowledge of PCIe and/or HBM and/or DDR
– Advantages: knowledge of high-speed architectures
Senior ASIC Architect
Verification Engineers