Lead Speaker
![](https://www.veriests.com/wp-content/uploads/2023/08/1573490783966-150x150.jpeg)
Dean of Faculty of Engineering at Ruppin Academic Center and a Technion professor, Israel.
Host and coordinator
![image00007 (1) image00007 (1)](https://www.veriests.com/wp-content/uploads/elementor/thumbs/image00007-1-1-qbuv50ntbmamnnekqpuruplcvlhho9t32k80gzana4.jpeg)
Director of Operations,
Veriest Serbia.
This event is organized by Veriest, the leading ASIC services company with a significant presence in Serbia, in collaboration with Prof. Feddy Gabbay, who leads the Engineering School at Ruppin Academic Center and is a professor at the Technion in Israel.
It is based on the same concept as events held at these two academic institutions.
The hackathon will take place in Belgrade on 21-22/October.
The event will feature workshops to introduce participants to the RISC-V architecture and machine learning acceleration.
Teams will be tasked with addressing an engineering challenge using RISC-V on an FPGA board.
All students familiar with digital design and computer architecture are eligible to participate.
Are you ready for the challenge?!
Register below to get more information…