5 Talks on RISC-V

Online Event

Untitled design (32)

Thursday, November 18, 2021

5pm Serbia Time

Untitled design (35)

More about this event

RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. 

This development in the semiconductor market has been an area of much interest in different international forums. Although there are no lack of resources and events on the topic, Veriest is organizing for the first time a dedicated event for the Serbian engineering and academic community.

In this online webinar, called "5 Talks on RISC-V", we will host top experts – from the US, Germany and Serbia -  will be sharing their views  - in Serbian - on different aspects of this new CPU paradigm, from ecosystem, to architecture, including design, verification and software. 

Online 20 minute talks

RISC-V Ecosystem

Zvonimir Bandic,

Western Digital/CHIPS Alliance

RISC-V Architecture

Prof. Borivoje Nikolic,

University of California, Berkeley

RISC-V Design

Milos Tomic,


RISC-V Verification

Vladislav Palfy,

Siemens EDA (Onespin)

RISC-V Software

Sinisa Stanojlovic,

Micro Circuit Development

Untitled design (34)

On-line Event

Link to the webinar will be sent close to the event.

Save the date,
save your place!

all rights reserved ©2021

You Are Registered!

We will send you more information about this event shortly.

For more about Veriest,

pls visit our website www.veriestS.com and social media pages.