Senior Verification Engineer

Requirements:

– 3+ years of verification experience.
– System Verilog “hands-on” experience – must
– B.Sc in electronics / computer engineering / computer science
– Creative and Service provider abilities
– Fast learning areas and issues